Please use this identifier to cite or link to this item: http://hdl.handle.net/10263/2493
Full metadata record
DC FieldValueLanguage
dc.contributor.authorRahaman, H-
dc.contributor.authorKole, D K-
dc.contributor.authorDas, D K-
dc.contributor.authorBhattacharya, Bhargab B-
dc.date.accessioned2011-08-11T11:46:59Z-
dc.date.available2011-08-11T11:46:59Z-
dc.date.issued2008-
dc.identifier.citationProceedings of 21st international conference on VLSI design,P163-168en_US
dc.identifier.urihttp://hdl.handle.net/10263/2493-
dc.language.isoenen_US
dc.subjectMissing gate faultsen_US
dc.subjectQuantum computingen_US
dc.subjectReversible logicen_US
dc.subjectTestable designen_US
dc.subjectUniversal test seten_US
dc.titleOn the detection of missing gate faults in reversible circuits by a universal test seten_US
dc.typeArticleen_US
Appears in Collections:Computer Science

Files in This Item:
File Description SizeFormat 
Binder10.pdf1.36 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.