Please use this identifier to cite or link to this item:
http://hdl.handle.net/10263/2783
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Bishnu, A | - |
dc.contributor.author | Bhattacharya, Bhargab B | - |
dc.contributor.author | Kundu, Malay K | - |
dc.contributor.author | Murthy, C A | - |
dc.contributor.author | Acharya, Tinku | - |
dc.date.accessioned | 2012-01-03T14:43:07Z | - |
dc.date.available | 2012-01-03T14:43:07Z | - |
dc.date.issued | 2005 | - |
dc.identifier.citation | Journal of systems architecture,V51,P470-487 | en_US |
dc.identifier.uri | http://hdl.handle.net/10263/2783 | - |
dc.language.iso | en | en_US |
dc.subject | Euler number | en_US |
dc.subject | Image processing | en_US |
dc.subject | Pipeline architecture | en_US |
dc.subject | VLSI implementation | en_US |
dc.title | A pipeline architechture for computing euler number of a binary image | en_US |
dc.type | Article | en_US |
Appears in Collections: | Computer Science |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Binder7.pdf | 3.12 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.