Please use this identifier to cite or link to this item:
http://hdl.handle.net/10263/2824| Title: | A pipeline architecture for computing the euler number of a binary image |
| Authors: | Bishnu, A Bhattacharya, Bhargab B Kundu, Malay K Murthy, C A Acharya, Tinku |
| Keywords: | Euler number Image processing Pipeline architecture VLSI implementation |
| Issue Date: | 2005 |
| Citation: | Journal of system acrhitecture,V51,P470-487 |
| URI: | http://hdl.handle.net/10263/2824 |
| Appears in Collections: | Computer Science |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Binder7.pdf | 3.12 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.