Please use this identifier to cite or link to this item: http://hdl.handle.net/10263/3853
Full metadata record
DC FieldValueLanguage
dc.contributor.authorChakrabarti, S-
dc.contributor.authorDas, S-
dc.contributor.authorDas, D K-
dc.contributor.authorBhattacharya, Bhargab B-
dc.date.accessioned2012-05-07T18:50:53Z-
dc.date.available2012-05-07T18:50:53Z-
dc.date.issued2000-
dc.identifier.citationIEEE Transaction on CAD,V19,P1076-1081en_US
dc.identifier.urihttp://hdl.handle.net/10263/3853-
dc.language.isoenen_US
dc.subjectDelay faulten_US
dc.subjectSymmetric boolean functionen_US
dc.subjectSynthesis for testibilityen_US
dc.titleSynthesis of symmetric functions for path delay fault testabilityen_US
dc.typeArticleen_US
Appears in Collections:Computer Science

Files in This Item:
File Description SizeFormat 
Binder1.pdf1.58 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.