Please use this identifier to cite or link to this item: http://hdl.handle.net/10263/4552
Full metadata record
DC FieldValueLanguage
dc.contributor.authorDasgupta, Partha Sarathi-
dc.contributor.authorSur Kolay, Susmita-
dc.contributor.authorBhattacharya, Bhargab B-
dc.date.accessioned2012-10-19T09:46:54Z-
dc.date.available2012-10-19T09:46:54Z-
dc.date.issued1998-09-
dc.identifier.citationIEEE Transactions on computer -Aided Design of Integrated Circuits and Systems,v.17,no.2,p.126-135en_US
dc.identifier.urihttp://hdl.handle.net/10263/4552-
dc.language.isoenen_US
dc.subjectAND-OR graph searchen_US
dc.subjectVLSI floorplaningen_US
dc.titleA unified approach to topology generation and optimal sizing of floorplansen_US
dc.typeArticleen_US
Appears in Collections:Computer Science

Files in This Item:
File Description SizeFormat 
A Unified Approach to Topology Generation.pdf9.41 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.