Please use this identifier to cite or link to this item:
http://hdl.handle.net/10263/5287
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Maulik, Ujjwal | - |
dc.contributor.author | Bandyopadhyay, Sanghamitra | - |
dc.contributor.author | Bhattacharya, S | - |
dc.date.accessioned | 2013-02-28T11:51:54Z | - |
dc.date.available | 2013-02-28T11:51:54Z | - |
dc.date.issued | 2000 | - |
dc.identifier.citation | Journal of System Architecture, v. 46, p. 297 - 300 | en_US |
dc.identifier.uri | http://hdl.handle.net/10263/5287 | - |
dc.language.iso | en | en_US |
dc.subject | Fault tolerant permutation mapping | en_US |
dc.subject | Multistage interconnection network | en_US |
dc.title | Fault tolerant permutation mapping in multistage interconnection network | en_US |
dc.type | Article | en_US |
Appears in Collections: | Computer Science |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
JOSA-46-200-P297-300.pdf | 1.01 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.