Please use this identifier to cite or link to this item: http://hdl.handle.net/10263/6214
Full metadata record
DC FieldValueLanguage
dc.contributor.authorChattopadhyay, Nirmalya-
dc.date.accessioned2016-06-30T20:58:25Z-
dc.date.available2016-06-30T20:58:25Z-
dc.date.issued1997-
dc.identifier.citation43p.en_US
dc.identifier.urihttp://hdl.handle.net/10263/6214-
dc.descriptionDissertation under the supervision of Dr. Subhas C. Nandyen_US
dc.language.isoenen_US
dc.publisherIndian Statistical Institute, Kolkataen_US
dc.relation.ispartofseriesDissertation;97-41-
dc.subjectVLSI floorplanen_US
dc.subjectStaircase channelen_US
dc.subjectCrossing netsen_US
dc.subjectAlgorithmsen_US
dc.titleFloorplan equipartitioning using staircase channel minimizing the crossing netsen_US
dc.typeThesisen_US
Appears in Collections:Dissertations - M Tech (CS)

Files in This Item:
File Description SizeFormat 
DISS-41.PDFDissertation is the original PDF668.77 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.