Please use this identifier to cite or link to this item: http://hdl.handle.net/10263/6217
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSarkar, Debashis-
dc.date.accessioned2016-06-30T21:19:36Z-
dc.date.available2016-06-30T21:19:36Z-
dc.date.issued1997-
dc.identifier.citation48p.en_US
dc.identifier.urihttp://hdl.handle.net/10263/6217-
dc.descriptionDissertation under the supervision of Prof. Bhargab Bikram Bhattacharya, ACM Uniten_US
dc.language.isoenen_US
dc.publisherIndian Statistical Institute, Kolkataen_US
dc.relation.ispartofseriesDissertation;97-44-
dc.subjectMOS networksen_US
dc.subjectDepth first searchen_US
dc.subjectVLSI design and verificationen_US
dc.titleFunction extraction & verification of general MOS transistor circuitsen_US
dc.typeThesisen_US
Appears in Collections:Dissertations - M Tech (CS)

Files in This Item:
File Description SizeFormat 
DISS-44.PDFDissertation is the original PDF1.22 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.