Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/6366
Title: Partial reconfiguration of field programmable gate array devices using xilinx architecture
Authors: Roy Chowdhury, Ayan
Keywords: FPGA
Partitioner
Algorithms
Dynamic reconfiguration
Partial reconfiguration
Xilinx architecture
Issue Date: 2007
Publisher: Indian Statistical Institute, Kolkata
Citation: 41p.
Series/Report no.: Dissertation;2007-203
Description: Dissertation under the supervision of Dr. Susmita Sur-Koley
URI: http://hdl.handle.net/123456789/6366
Appears in Collections:Dissertations

Files in This Item:
File Description SizeFormat 
Diss-203.pdfDissertation is the original PDF796.09 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.