Algorithm for mapping boolean network to LUT based FPGAs

Bhattacharyya, Jayasri

URI: http://hdl.handle.net/10263/6256

Date: 2001

Description:

Dissertation under the supervision of Dr. Sushmita Sur-Kolay

Show full item record

Files in this item

Name: DISS-84.PDF

Size: 3.196Mb

Format: PDF

Description: Dissertation is the ...

This item appears in the following Collection(s)

Dissertations - M Tech (CS)
M Tech (Computer Science)

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account