DSpace Repository

Efficient Reduction of Resources and Noise in Discrete Quantum Computing Circuits

Show simple item record

dc.contributor.author Majumdar, Ritajit
dc.date.accessioned 2024-02-06T07:14:18Z
dc.date.available 2024-02-06T07:14:18Z
dc.date.issued 2024-01
dc.identifier.citation 245p. en_US
dc.identifier.uri http://hdl.handle.net/10263/7432
dc.description This thesis is under the supervision of Prof.Susmita Sur-Kolay en_US
dc.description.abstract Quantum computers have shifted from a subject of theoretical interest to reality in recent years with multiple devices now available at research industry labs such as IBM, Google, and IonQ. However, quantum systems are highly susceptible to noise. Interaction with the environment corrupts the information content, leading to unreliable computation. Near-term quantum computers do not have sufficient qubits to incorporate error correction. Therefore, other mechanisms are studied to lower the effect of noise. Quantum Approximate Optimization Algorithm (QAOA) is an algorithm family for finding approximate solutions to combinatorial optimization problems. Any such problem can be represented as a graph, and the number of 2-qubit gates in the corresponding circuit scales linearly with the number of edges. 2-qubit gates are one of the noisiest components in current hardware. This thesis proposes three hardware-independent algorithms to lower the number of 2-qubit gates while ensuring functional equivalence. Finally, a modification to these algorithms is proposed when the underlying hardware connectivity and layout of the circuit is known. Another method, called circuit cutting, where a circuit is partitioned into multiple smaller subcircuits, is shown to effectively lower noise. The subcircuits are computed individually, and the outcome is constructed on a classical computer. This thesis proposes two error mitigation techniques, targeted particularly for circuit cutting, which significantly improve the fidelity of the outcome. These techniques for lowering the effect of noise are not sufficient for arbitrary long quantum computation; there quantum error correction (QECC) is mandated. The second part of this thesis shows the challenges of designing a ternary QECC from its binary counterpart. Naive efforts require two-step error correction, leading to a significant increase in the gate cost of the QECC circuit. Next, a necessary condition for stabilizer formulation is provided which allows easy carry-over of binary QECC to ternary, making error correction a single step. For near-term devices, the decomposition of a 3-qubit Toffoli gate by temporary access to higher dimensions is shown to provide an exponential reduction in the depth of the decomposed circuit. The final chapter studies provides an analytical criterion for which the resource requirement of qutrit-assisted decomposition, when equipped with error correction, remains lower than the qubit-only decomposition. Overall, this thesis contributes both to near-term and long-term quantum computing. The findings from Part I provide useful methods to improve the performance of algorithms in current quantum devices. Part II gives valuable insight into the challenges of incorporating near-term methods in conjunction with error correction and the design of higher dimensional QECC from binary codes. en_US
dc.language.iso en en_US
dc.publisher Indian Statistical Institute, Kolkata en_US
dc.relation.ispartofseries ISI Ph. D Thesis;TH591
dc.subject Quantum error correction en_US
dc.subject CNOT elimination en_US
dc.subject Circuit cutting en_US
dc.subject Gate decomposition en_US
dc.title Efficient Reduction of Resources and Noise in Discrete Quantum Computing Circuits en_US
dc.type Thesis en_US


Files in this item

This item appears in the following Collection(s)

  • Theses
    (ISI approved PhD theses)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account