Intellectual property protection in VLSI designs" theory and practice/ Gang Qu and Miodrag Potkonjak
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
- 1-4020-7320-8
- 621.395 Q1
Item type | Current library | Call number | Status | Notes | Date due | Barcode | Item holds | |
---|---|---|---|---|---|---|---|---|
Books | ISI Library, Kolkata | 621.395 Q1 (Browse shelf(Opens below)) | Available | Gifted by Prof Sankar Kumar Pal (CSCR) | C27156 | |||
Books | ISI Library, Kolkata | 621.395 Q1 (Browse shelf(Opens below)) | Available | 125730 |
Total holds: 0
It provides an overview of the security problems in modern VLSI design with a detailed treatment of our newly developed constraint-based protection paradigm for the protection of VLSI design IPs from FPGA design to standard-cell placement, from high-leve
There are no comments on this title.
Log in to your account to post a comment.