Online Public Access Catalogue (OPAC)
Library,Documentation and Information Science Division

“A research journal serves that narrow

borderland which separates the known from the unknown”

-P.C.Mahalanobis

Image from Google Jackets

Normal view MARC view ISBD view

Verilog digital system design RT level synthesis, testbench and verification

By:

Navabi Zainalabedin

Material type: Text

Text

TextLanguage: English Series: McGraw-Hill electronic engineeringPublication details: New York McGraw-Hill 2006Edition: 2ndDescription: xvi,384pSubject(s):

DDC classification:

621.392 N316

Tags from this library: No tags from this library for this title. Log in to add tags.

Holdings
Item type	Current library	Call number	Status	Date due	Barcode	Item holds
Books	ISI Library, Kolkata	621.392 N316 (Browse shelf(Opens below))	Available		126294

Total holds: 0

Accompanies a CD-ROM bearing acc no D705

There are no comments on this title.

to post a comment.

Place hold
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)

Library, Documentation and Information Science Division, Indian Statistical Institute, 203 B T Road, Kolkata 700108, INDIA
Phone no. 91-33-2575 2100, Fax no. 91-33-2578 1412, ksatpathy@isical.ac.in